Johan Ankarcrona
Uppsala University, The Ångström Laboratory, Solid State Electronics, Uppsala, Sweden
Klas-Håkan Eklund
Uppsala University, The Ångström Laboratory, Solid State Electronics, Uppsala, Sweden
Lars Vestling
Uppsala University, The Ångström Laboratory, Solid State Electronics, Uppsala, Sweden
Jörgen Olsson
Uppsala University, The Ångström Laboratory, Solid State Electronics, Uppsala, Sweden
Download article
Published in: GigaHertz 2003. Proceedings from the Seventh Symposium
Linköping Electronic Conference Proceedings 8:59, p.
Published: 2003-11-06
ISBN:
ISSN: 1650-3686 (print), 1650-3740 (online)
High frequency substrate losses for RF LDMOS are analyzed using numerical device simulation. An equivalent circuit model is developed which accurately describes the off-state losses. Based on the simulation and model significant improvements in terms of output resistance are demonstrated; using an optimized device on high resistivity substrate. This is very important in terms of efficiency for RF amplifiers.
[1] Fiorenza J.G.; Scholvin J.; del Alamo J.A. Technologies for RF power LDMOSFETs beyond 2 GHz: Metal/poly Sidamascene gates and low-loss substrates. IEDM Dig. Int. 2002. p.463-466.
[2] Tiemeijer L.F.; Klassen D.B.M. Geometry scaling of the substrate loss of RF MOSFETs. ESSDERC 1998. p. 480-483.
[3] Hanes M.H.; Agarwal A.K.; O’Keeffe T.W.; Hobgood H.M.; Szedon J.R.; Smith T.J.; Siergiej R.R.; McMullin P.G.; Nathanson H.C. Driver M.C.; Thomas R.N. MICROX- an allsilicon technology for monolithic microwave integrated circuits. IEEE Electron Device Letters 1993; 14(5): 219-221.
[4] Söderbärg A.; Edholm B.; Olsson J.; Masszi F.; Eklund K.-H. Intergration of a novel high-voltage giga-hertz DMOS transistor into a standard CMOS process. IEDM Tech. Dig. 1995. p. 975-978.
[5] Olsson J.; Rorsman N.; Vestling L.; Fager C.; Ankarcrona J.; Zirath H.; Eklund K.-H. 1 W/mm RF power density at 3.2 GHz for dual-layer RESURF LDMOS transistors. IEEE Electron Device Letters 2002; 23(4): 206-208.
[6] Tin S.F.; Mayram K.; Substrate network modeling for CMOSRF circuit simulation. IEEE 1999 Custom Integrated Circuits 1999. p. 583-586.
[7] Raskin J.-P.; Viviani A.V.; Flandre D.F.; Colinge J.-P. Substrate crosstalk redcing using SOI technology. IEEE Transaction on Electron Devices 1997;44(12):2252-2261.
